新澳门六合彩开奖

新澳门六合彩开奖 Webinar | Wednesday, July 17, 2024 | 10:00 a.m. PDT

Leveraging functional patterns is crucial for achieving high defect coverage and reducing defective parts per million (DPPM) levels. 新澳门六合彩开奖 VC Z01X fault simulator offers enhanced fault coverage in manufacturing test flows, complementing ATPG tools like 新澳门六合彩开奖 TestMAX ATPG. In this presentation we will delve into unique coverage scenarios, such as resets and clocks blocked during ATPG mode. We'll also highlight the benefits of VC Z01X robust support of the SystemVerilog language. Finally, a practical flow discussion will equip viewers with best practices to get started.

Speakers

Listed below are the industry leaders scheduled to speak.

Robert Ruiz

Product Management Director
新澳门六合彩开奖

Robert Ruiz is a product management director responsible for strategy and business growth of several verification products at 新澳门六合彩开奖. Robert has held various marketing and technical positions for leading functional verification and test automation products at various companies including 新澳门六合彩开奖, Novas Software, and Viewlogic Systems. He has more than 30 years of experience in advanced EDA technologies and methodologies and spent several years designing application-specific integrated circuits (ASICs). Robert has a BSEE degree from Stanford University.

Kirankumar Karanam

Applications Engineer, Manager
新澳门六合彩开奖

Kirankumar Karanam is Staff Application Engineer at 新澳门六合彩开奖. He currently oversees various customer deployments of 新澳门六合彩开奖 FuSa verification solutions worldwide. He also works with 新澳门六合彩开奖 functional verification offerings such as VCS, Verdi, and more. He holds M.S in Software Systems from BITS, Pilani.

Visit Us on Social

            

Register Now