аÄÃÅÁùºÏ²Ê¿ª½±

The аÄÃÅÁùºÏ²Ê¿ª½± Universal Flash Storage (UFS) Host Controller IP is a standard-based serial interface engine for implementing the JEDEC UFS interface in compliance with the JEDEC UFS, UFS Host Controller Interface (UFSHCI) standards as well as the UFS removable card v1.1 standards. The аÄÃÅÁùºÏ²Ê¿ª½± UFS Host Controller IP, compliant with the latest UFS v4.0 standard, is a high-performance, low-power interface that is primarily used in applications where data is stored on embedded or removable non-volatile mass storage memory devices. The UFS Host Controller IP integrates the UFS host controller application layer with a pre-configured аÄÃÅÁùºÏ²Ê¿ª½± MIPI? UniPro protocol stack that is optimized for UFS host applications.

Given the sensitive data stored on many mobile devices, smartphones in particular, robust security is an important consideration. аÄÃÅÁùºÏ²Ê¿ª½± UFS Host Controller IP was designed with robust security features. To meet the demand for encryption of data stored on the smartphone¡¯s local storage (contacts, e-mails, etc.), inline encryption (IE) has been added to the UFSHCI specification. аÄÃÅÁùºÏ²Ê¿ª½±¡¯ implementation of the AES-XTS encryption/decryption block, supporting 128- and 256-bit keys, is part of the data pipeline, ensuring transparency without any performance loss as it does not take any additional CPU cycles. In addition, Replay Protected Memory Block (RPMB) ensures that device memory regions can only be accessed by authenticated host applications. The аÄÃÅÁùºÏ²Ê¿ª½± Host Controller supports the necessary commands and data structures.

A standard-based synchronous bus system, such as AXI, connects the IP to the rest of the system-on-chip (SoC). This bus is connected to the register interface and the Direct Memory Access (DMA) interface of the IP. The register and data structure implementation is based on the UFSHCI specification and is used by the UFS Host Controller¡¯s DMA engine. Leveraging industry standards in the UFS Host Controller ensures compatibility and performance.

When the аÄÃÅÁùºÏ²Ê¿ª½± UFS Host Controller IP is combined with the аÄÃÅÁùºÏ²Ê¿ª½± MIPI? UniPro Controller IP and аÄÃÅÁùºÏ²Ê¿ª½± MIPI M-PHY IP, аÄÃÅÁùºÏ²Ê¿ª½± provides a single vendor UFS IP solution that designers can easily integrate into application processors with less risk, while speeding time-to-market of advanced SoCs and device integrated circuits (ICs).

аÄÃÅÁùºÏ²Ê¿ª½± MIPI Complete Solution Datasheet
аÄÃÅÁùºÏ²Ê¿ª½± UFS Host Controller Datasheet