


Æa5fi

B[keZ ES` UZW[

(EDA)
(SoC)
(signoff)

1
2022 2030 ICT
20% (ICT) ICT



(Low power)

(IoT)

SoC
SoC


SoC

RTL
architecture)

(gate level netlist)

SoC

(micro-
(DVFS)
DVFS



SYNOPSYS®

y \$" \$%Ek` abekel ;` Uz3^dYZfedWdhVWzEk` abeke [eS fdSVW_ Sd] aXEk` abekel ;` Uz[` fZWG` [fVW EfSfWéS` VafZWdUag` fdWéz3 `ef aXEk` abekefdSVW_ Sd] e
[e ShS[ST `WSf _____
" &{ #)!\$%2U#"+\$((% ") ZvV WdykZVWQ[UW fZea UZVWé[Y` Zl bZUZ