

SLM Clock & Delay Monitor IP

2 F I F S I L T F N S F

Highlights

& F I F R F R S
S T I L
T M U I M F F S
T P V N I
1 T T M F I T I F F U T N S L
8 R F T R F T
) & N L F N S T F T R F I N S N T S
F S I T S S N S
(F U F T N T S U N F F S
F L T N N

Use Cases

(T P N S I F
(T P I
2 R T F N R
) F N M F F N N
7 N L T N F T V S

Overview

8 S T U 8 1 2 (T P) F 2 T S N T () 2 . 5 N F R F U N T . 5
M N M F S N S I N S N T S N M T R M F F T M F I . I T S
S I F S F F M U I S T P F S I U T N F F N R
I F R F R S . F S I T R F N L T P I R R T
F N R I F N M F F N N . M F . N S F T
T S S N L T F N M 8 1 2 () 2 . 5 N F T F F N F F F S . 8
& 8 . 1 F I U T I




Figure 1: Synopsys SLM Clock & Delay Monitor IP

SLM Functional Monitors

S N S F R T S N T F P T M T 8 N T S 1 N 2 F S F L R S
8 1 2 M R T S N T F R I I I N S M N T S F S I U T T M F M T
N N F S N S T M M U) F F T R S N S F R T S N T F S T I
F F S F L T N T S N F S I F S F I T L F M N S N M F I T S
M N S N M F N S F S F P S T R U T U T R F S T R N N F F S
T U F N S F N 2 R T (5 T P T F I N S F T P I F F T R
N N F S N S T S F 8 (T M R T S N T N L 8 S T U S N S F R T S N T F
S F I N M) & F S I T F F T R F N S T F T

Key Features

TMMU I MMF F S TP VNI
 8RF TTUS
 & FN F T .5 NM NN T TRN

Key Benefits

(TPI VFN M P
 2 RT F NR F PSL NM .8
) NNFI F NS MFF NFNTS
 URN NNTSU TRFS T F NNF FUUNFNTS

Complete solution in SHS/SMS environment for Memory Read Time




Figure 2: SHS/SMS based solution

About Synopsys IP

8 STU NF FINLUTIN TMMVFN NNTSUT S.5 T NTS T 8T(I NS M TFI 8 STU .5 UT TN
 NS I TLNNFN_R IIRRTN 5 ST_R I I FSESTIE.N

